

475 King's Highway, Lynnwood P.O.Box 36675, Menlo Park (t) +27 12 348 7301 (f) +27 12 348 1129 Pretoria, South Africa 0102

(e) techsupport@softconserv.com www.softconserv.com

## **CR391 Fixes**

Softcon Software Control Services (Pty) Ltd.

19 February 2013

## **Revision History**

Name	Date	Reason For Changes	Version
BD	05/04/2012	Initial document	0.0
BD	12/04/12	Add MUX keys storage	00.1b
BD	12/04/12	Increased card badge performance	00.1c
BD	13/04/12	When sending Firmware reset the controller waits 5 sec before rest so that ACK can be sent to SW	00.1d
BD	13/04/12	Coms bits 9/8/7 is display 7 or 8 or 9 Issue 6 resolved(when edit setting the next char shows funny character)	00.1e
BD	13/04/12	IP address change now take immediate affect (issue 2)	00.1f
BD	16/04/12	When Doing a reset to the controller the TCPIP communication slows down. Now fixed	00.20
BD	17/04/12	Code clean-up	00.21
BD	09/05/12	Development (NO RELEASE)	00.22 – 00.27
BD	09/05/12	<ul> <li>Improved TCPIP stack performance</li> <li>Add slave</li> <li>Improved local input performance</li> <li>Recalibrate inputs</li> <li>Moved UART init process</li> <li>Some Code clean-up</li> <li>On HW 1.4.6 Zener 3 must be removed or replace with min 4.8VZ nominal.</li> </ul>	00.28
BD	07/06/2012	<ul> <li>Repeat TCPIP Message fixed</li> <li>Iteration of multi message process fixed</li> <li>Input message size limit set to 7</li> </ul>	00.2E
BD	11/06/2012	When No readers present then Inputs should work	00.2F
BD	13/06/2012	When rest/setup LED2 on board will indicate when done	00.30
BD	14/06/2012	Capture invert now working	00.31
BD	05/07/2012	MagStipe added	00.32
BD	06/07/2012	Fixed delay timing	00.33

		Some code clean-up	
BD	06/07/2012	Increase MUXkeys from 32 to 64	00.34
BD	10/07/2012	<ul><li>Enabled 8 bit e/o/ no parity</li><li>Added Interrupts to all UARTs</li></ul>	00.35
BD	10/07/2012	<ul><li>Enabled WDT on Bootloader</li><li>Enabled WDT Passover to Application</li></ul>	<ul><li>Ver2.0</li><li>00.36</li></ul>
BD	27/08/2012	<ul> <li>Bigger Card DB</li> <li>65K offline transaction buffer on mast ctrl</li> <li>Default Factory setting correction</li> <li>Unknown TCPIP messages is ACK</li> <li>LED 3 for LAN comms</li> <li>Fixed inputs to work on start-up</li> <li>Only ACK on own node number if slave</li> <li>Controller Type 7 added</li> <li>Irrattic reader power off fixed</li> </ul>	00.51
BD	29/08/2012	<ul> <li>Date and time did not always show correct on tcpip frame (fixed)</li> <li>Reset interrupt counter if wrong number of bits for reader</li> </ul>	00.54
BD	12/09/2012	Temp fix for buffer overrun for messages stored on stack for coms up	00.58
BD	10/10/2012	<ul> <li>New bootloader 3.5</li> <li>Bootloader run via RS485 added</li> <li>Fixed possible miss read of bit on wiegand if from FP reader</li> <li>Flash RUN led even with slaves running</li> </ul>	00.62
BD	11/10/2012	<ul> <li>Decreased Bootloader timer out</li> <li>Fixed loop lock when writing comms down</li> <li>Increased slave offline buffer to 0xffff transactions</li> </ul>	<ul><li>Ver3.6</li><li>00.64</li></ul>
BD	08/11/2012	<ul> <li>Fixed double messages when Master brings slaves online</li> <li>Increase LAN time out by 100ms</li> </ul>	• 00.66
		•	•
BD	21/11/2012	When TCPIP link is bad and have many slaves below master the TCPIP buffer could overrun. And cause a reset. Fixed	• 00.67
BD	26/11/2012	Timming in mianloop changed	• 00.68

BD	28/11/2012	Timming in slave loop changed	• 00.69 •
	29/11/2012	<ul> <li>Adjusted TCPIP timing to accommodate         WAN</li> <li>Adjust TCPIP stack to run on 10M Half         duplex fixed port</li> </ul>	• 00.6B
BD	17/01/2013	<ul> <li>Changed Boot loader IP address</li> <li>192.168.100.1</li> </ul>	• BL 3.7
BD	17/01/2013	<ul> <li>Changed Default IP address to 192.168.100.1</li> <li>Add to check for factory default when in run mode so that no need for power cycle</li> <li>Enabled weak- pulls on U3 port B to prevent accidental factory rest</li> </ul>	• 00.6D
BD	17/01/2013	BL request from SW3/mKNock will wait till buffer empty before going to BL Mode	• 00.6E
BD	23/01/2013	<ul> <li>Improved TCPIP performance over APN         (BAD link) prevent reset</li> <li>When offline for a short period do not lose messages between offline stack and online stack</li> </ul>	• 00.71
BD	31/01/2013	<ul><li>Sense if PHY is onboard (Firmware)</li><li>Sense if PHY is onboard (Boot loader)</li></ul>	<ul><li>00.76</li><li>3.8</li></ul>
BD	12/02/2013	<ul> <li>SPI interface between PHY and CPU out of sync on very busy network. Adapt driver</li> </ul>	• 00.77
BD	18/02/2013	<ul> <li>Fixed Dual FP operation</li> <li>Reduced WDT timeout</li> <li>Prevent TCPIP ACK when in slave mode</li> </ul>	• 00.79
		•	•